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Impurity Doping
Si(111) SOI wafers were diced into 1 cm 2 pieces, and the individual chips were sonicated in methanol and gently swabbed using a Texwipe CleanTip swab to remove particulates. (Note that the parent wafer was free from organic contamination since it underwent iterations of oxidation followed by BOE-etching to thin the Si(111) SOI epilayer.) After ensuring the wafer was free from particulates, as determined by inspection using an optical microscope at 160x magnification, a 1:10 diluted (dopant to methanol) spin-on dopant solution was spin-coated (at 4000 RPM) onto the wafer surface and subsequently baked at 200° C for 10 min to drive off excess solvent. Emulsitone (Whippany, NJ) Phosphorosilicafilm and Borosilicafilm were used for n-type and p-type doping, respectively. The dopant-film-coated wafer was then annealed under nitrogen in a rapid thermal annealer for the appropriate time and temperature to achieve a given impurity dopant concentration. The dopant film was removed by swirling the chip in BOE until the surface became hydrophobic, and surface resistivity measurements using four-point probe techniques where immediately taken. The doping was easily determined from resistivity measurements through the use of an empirical relation giving dopant density as a function of resistivity. 35, 43 Dopant density vs. depth measurements were obtained by iterating four-point probe resistance measurements with CF 4 -based reactive-ion etching of the Si surface to remove approximately 5 nm at a time. A representative plot of dopant density vs. depth is shown in Figure S1 (see supporting online material).
Lithographic processing AZ-5214 (Clariant) was spin-coated onto the wafer at 4000
RPM, baked at 105° C for 5 minutes, and exposed (λ = 405 nm, area dose ≈ 20 mW/cm 2 ) using a
Karl Suss MA-6 mask aligner through a custom-made (UCLA Nanolab mask shop, Los Angeles, CA) Cr mask. The exposed pattern was then developed in AZ-400k developer (pH ≈ 13, Clariant). The Cr mask exposed four Hall bar patterns into the photoresist (spaced by 1 mm along the perimeter of a square) and a large 2-mm square to facilitate x-ray photoelectron spectroscopy (XPS) measurements from the same chip from which the devices were fabricated.
Electron-beam evaporation followed by lift-off was used to deposit 100 nm of Al onto the wafer surface to act as an etch mask. The Al Hall bar patterns were transferred into the underlying Figure S1 . Dopant density vs. depth for 40-nm-thick diffusion-doped Si(111) epilayers. The n-type wafer was annealed for 5 min at 950° C; the p-type wafer was annealed for 5 min at 1050 ° C. strategy avoided exposing the CH 3 -SOI surfaces to the harsh procedures described above (particularly the AZ-400k developer, which is strongly basic, and the H 3 PO 4 /HNO 3 step). After methylation of the Si(111) surface, which is described in the main text, 3% PMMA or 5.5%
MMA was spin-coated onto the wafer surface at 4000 RPM and subsequently baked on a hotplate heated to 180° C for 5 minutes. AZ-5214 was then spin-coated on top of the protective PMMA layer as described above. The electrical contact pattern was defined in photoresist as described above, except that a high-resolution (20,000 dots per square inch) custom-printed (Output City, Bandon Or) photomask was used instead of the Cr mask described above.
Metallization
All metals were deposited using an electron-beam metal evaporator (CHA Industries Mark 40). For contact metallization, a tri-layer stack of Ti/Pt/Au (10 nm/10 nm/150 nm) was deposited at a rate of 0.25 Å s -1 , 0.25 Å s -1 , and 1 Å s -1 , respectively. The capping gold layer was deposited to facilitate wire bonding (see next section) using gold wire. The Pt layer was required to prevent Au from diffusing into the Si during the contact anneal, which was observed to result in a significant reduction of the device conductivity (this is not unexpected as Au impurities in Si introduce efficient mid-bandgap recombination-generation centers 16 ).
Mounting to chip carrier
To facilitate low-temperature Hall measurements, each device was mounted to an 8-pin Au/plastic chip carrier (model TO-100; Keystone Electronics, Astoria, NY) using rubber cement as an adhesive. Each device contact was wire-bonded to a pin on the chip carrier using Au wire and a model 747677E wire-bonding machine (West Bond Inc., Anaheim, CA).
XPS Measurements
X-ray photoelectron spectroscopy (XPS) data were collected at room temperature in a UHV (10 -9 -10 -10 Torr) chamber described in detail elsewhere. BeV were used to identify direct C-Si bonding, if possible, depending on the amount of adventitious carbon adsorbed to the surface.
Hall Measurements
The Hall voltage was measured in the center of the Hall bar structure, as shown in Figure 3 , to ensure the measurement is as far as possible from the end contacts of the Hall bar. The proximity of the Hall bar end contacts can cause shorting of the transverse (Hall) voltage, which leads to an underestimate of the Hall coefficient. Theoretical analysis shows that if the contacts are in the middle of the Hall bar sample, and the aspect ratio of Hall bar length (l) to width (w) is l/w > 3, then the error from the contacts will be less than one percent. 44 For all the Hall bar structures tested, l/w > 7, so edge-contact induced errors were assumed to be negligible. Perturbations to the current flow and electric field pattern caused by voltage contacts were also reduced by using monolithic contact arms and making metal-Si contact at the ends of the arms. In more detail, the resistivity was measured at zero-field on opposite sides on the bar and averaged. The equations for calculating transport parameters using the DC method are as follows 46 :
45
DC Hall Measurements
A constant current of 100 nA to 1 µA was used for DC measurements, and was adjusted with temperature to avoid sample heating and nonlinearities in the current-voltage response. (This was tested by doubling and/or halving the current and ensuring the voltage followed accordingly.)
The applied magnetic field magnitude ranged from 3-5 T, depending on the Hall voltage signal level and the sourced current.
AC Hall measurements
DC measurements from samples doped below ~4×10 18 cm -3 often became unreliable at lower temperatures due to decreased signal-to-noise at the low current levels required to avoid joule-heating. * Thus, many of the Hall measurements were made using low-frequency (≤ 13 Hz) and low current (1-10 nA) AC measurements with the measurement circuit shown in Figure 3 . The advantages of the AC technique for Hall measurements are: (1)
Increased signal-to-noise via synchronous detection, and (2) elimination of thermal and magnetothermal voltage offsets. However, AC measurements create their own spurious effects, which are much more difficult to diagnose than are DC measurements, due to the involvement of phase. Accordingly, AC measurements were checked where possible with DC measurements.
From 100 K to 400 K, AC and DC measurements differed in most cases by less than 5%.
To eliminate the misalignment voltage, which is synchronous with the source current, V H was calculated from the slope of V H vs. B using two field points at each temperature. This Although a rather large field of 5 T (50,000 Oe) was frequently used to increase the Hall voltage signal with respect to background (which was important for DC measurements), such fields were still within the low-field regime for the devices measured herein since the measured mobilities were generally less than 300 cm 2 /V-s, giving the low-field criterion † as B < 1/µ ≈ 1/(300 cm 2 /V-s) ≈ 30 T.
* Near this doping the Si:P alloy system undergoes a semiconductor-to-metal transition 49 † The low-field criterion amounts to the requirement of non-closing cyclotron orbits. The frequency of a cyclotron orbit is ω c =eB/m * , and an electron will be scattered before completing an orbit provided ω c 〈τ m 〉 < 1 radian, or B < 1/µ .
The eight-contact Hall bar geometry (Figure 3 ) was utilized because it enabled two independent four-point longitudinal voltage measurements, V x , and a transverse (Hall) voltage measurement, V H , at the center of the Hall bar structure. The remaining two measurement arms were not used, but were nonetheless patterned to keep the Hall bar symmetrical. From these measurements and the known dimensions of the device, the magnetoresistivity tensor components of the thin film were calculated. This in turn enabled the calculation of the Hall mobility, µ (cm 2 /V s), resistivity tensor, ρ (Ω cm), and carrier concentration, n (cm 
